Exam
Adept.com
Home
About Us
Contact
🏠 Home
Digital System Projects Using Hdl
Digital System Projects Using Hdl
Exercise: Digital System Projects Using Hdl
📂 Digital System Projects Using Hdl
✅
Questions for: Digital System Projects Using Hdl
In the frequency counter, the length of time for the ________ to be enabled can be selected with the range select input.
A:
display register
B:
frequency prescaler
C:
BCD counter
D:
signal generator
Answer:
C
No answer description is available.
Let's discuss.
Discuss About this Question.
Post
Using one case construct inside another is known as ________.
A:
doping
B:
functioning
C:
freezing
D:
nesting
Answer:
D
No answer description is available.
Let's discuss.
Discuss About this Question.
Post
In the frequency counter, the control clock is derived from the ________ by frequency dividers controlled in the control and timing block.
A:
BCD counters
B:
system clock signal
C:
display register
D:
decoder/display
Answer:
B
No answer description is available.
Let's discuss.
Discuss About this Question.
Post
In the digital clock project, when it is 11:59:59, AND gate 1 detects that the tens of hours is 1 and the enable input is active. On the next clock pulse the AM/PM flip-flop will ________.
A:
set
B:
reset
C:
toggle
D:
clear
Answer:
C
No answer description is available.
Let's discuss.
Discuss About this Question.
Post
In the keypad encoder, the ring counter is implemented using ________ that responds to the
clk
input.
A:
SIGNAL
B:
FUNCTION
C:
CASE
D:
PROCESS
Answer:
D
No answer description is available.
Let's discuss.
Discuss About this Question.
Post
Ad Slot (Above Pagination)
‹ Prev
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
Next ›
Install ExamAdept
Fast access — add this app to your device.
Install
✕
To install on iPhone/iPad: tap Share →
Add to Home Screen
.
Quiz
Discuss About this Question.