Assertion (A): Even if TTL gates and CMOS gates used in a realization have the same power supply of + 5 V, suitable circuit is needed to interconnect them
Reason (R): VOH, VOL, VIH and VIL of a TTL gave are respectively 2.4, 0.4, 2 and 0.8 V respectively. If supply voltage is + 5 V. VIL and VIH for CMOS gate for the supply voltage of + 5 V are 1.5 V and 3.5 V respectively.
A:
Both A and R are correct and R is correct explanation of A
B:
Both A and R are correct but R is not correct explanation of A
C:
A is true, R is false
D:
A is false, R is true
Answer:A
Interfacing is necessary and interfacing depends on gate parameters like VOH, VOL, IIH, IIL.
Discuss About this Question.
In a 3 input NOR gate, the number of states in which output is 1 equals
A:
1
B:
2
C:
3
D:
4
Answer:A
Only one input, i.e., A = 0, B = 0 and C = 0 gives 1 as output.
Discuss About this Question.
Assertion (A): The access time of memory is lowest in the case of DRAM
Reason (R): DRAM uses refreshing cycle.
A:
Both A and R are correct and R is correct explanation of A
B:
Both A and R are correct but R is not correct explanation of A
C:
A is true, R is false
D:
A is false, R is true
Answer:D
DRAM has lower speed than SRAM.
Discuss About this Question.
In the given figure, Y =
A:
(A + B)C + DE
B:
AB + C(D + E)
C:
(A + B)C + D + E
D:
none of the above
Answer:A
.
Discuss About this Question.
Ad Slot (Above Pagination)
Install ExamAdept
Fast access — add this app to your device.
To install on iPhone/iPad: tap Share → Add to Home Screen.
Discuss About this Question.