Discuss About this Question.
NAND gate gives high output when both inputs are Low.
In a synchronous counter clock input is applied to all flip flops simultaneously. Hence total delay time is 15 ns.
Assertion (A): In totem pole output the output impedance is low.
Reason (R): TTL gate with active pull up should not be used in wired AND connection.
To install on iPhone/iPad: tap Share → Add to Home Screen.
Discuss About this Question.