Discuss About this Question.
Assertion (A): In a parallel in-serial out shift register data is loaded one bit-at a time
Reason (R): A serial in-serial out shift register can be used to introduce a time delay.
To install on iPhone/iPad: tap Share → Add to Home Screen.
Discuss About this Question.